Abstract-In this paper, we introduce a step-down resonant dc-dc converter architecture based on the newly-proposed concept of an Impedance Control Network (ICN). The ICN architecture is designed to provide zero-voltage and near-zerocurrent switching of the power devices, and the proposed approach further uses inverter stacking techniques to reduce the voltages of individual devices. The proposed architecture is suitable for large-step-down, wide-input-range applications such as dc-dc converters for dc distribution in data centers. We demonstrate a first-generation prototype ICN resonant dc-dc converter that can deliver 330 W from a wide input voltage range of 260 V -410 V to an output voltage of 12 V.
I. INTRODUCTION
Direct-current (dc) systems are beginning to become more prominent due to the increasing usage of inherently dc devices such as solar photovoltaic (PV) systems, battery systems, LEDs, electronic loads, etc., as well as an effective means of connecting all of these components together through the use of increasingly efficient power electronic converters.
Due to the emergence of dc-based sources and loads, there is a growing need for dc-dc converters that can convert from one dc voltage to another. A particular need is high conversion ratio converters that can take in hundreds of volts and deliver tens of volts efficiently. Furthermore, these converters must be able to maintain high efficiency even if the input voltage varies over a wide range.
For example, take the application of a dc distribution within a building. As internet and cloud-based data and services become more ubiquitous in today's society, more attention is being paid to the amount of energy consumed by the data centers that store and manipulate that information [1] . Therefore, dc distribution (nominally at 380 V dc) is being seriously considered as an alternative to ac distribution in commercial buildings and data centers, as it offers higher efficiency, more effective management of power factor correction, and easier integration of distributed renewable sources and energy storage [2] [3] [4] . Early demonstrations show that 380 V dc distribution architectures can result in energy savings of around 15% over 208 V ac distribution in data centers due to the higher distribution voltage and fewer voltage conversion stages in dc distribution systems [5, 6] .
A 380 V dc distribution standard is under development in the US and Europe [2] [3] [4] , and could have a significant impact owing to the large amount of energy consumed in data centers (between 1 and 2% of total electrical energy consumption by some estimates) [1, 7, 8] . Crucial to the effectiveness of dc distribution, however, are the dc-dc converters that convert the voltage. In data centers, where this dc distribution architecture is expected to see its first deployment [9] , the 380 V (actually 260 V -410 V) will need to be converted to 12 V using a dc-dc converter located in each rack to power the servers. To make this architecture compelling, however, converters that can maintain level output power and high efficiency across the full input voltage range will be needed.
Other applications include the dc-dc bus converters following three-phase power factor correction circuits, microgrid interfaces, and renewable energy sources [10] . These applications use very high voltages that require high voltage rated switches. Therefore, ways to reduce switch stress are also important [11] . These wide-input voltage dc-dc converters could also be applied in applications such as hybrid and electric vehicles (such as for charging and converting among different voltage domains) [12] .
II. STATE OF THE ART
Developing technologies to achieve greater efficiency and miniaturization of power converters that deliver energy from high-voltage dc to low-voltage dc loads is challenging, as the high input voltage and large voltage conversion ratios tend to lead to large semiconductor switch and magnetic core losses, and the wide operating range (e.g., input voltage) places constraints on many design techniques.
To reduce switching loss, many power converters utilize soft-switching techniques -zero-voltage switching (ZVS) and/or zero-current switching (ZCS) -in which the switch voltage and/or current are zero at the switching transition. Without soft switching, transistor switching loss can prevent high efficiency from being obtained and also limits power density (owing to the need to operate at low switching frequencies).
Soft-switching techniques often provide operation but only under specific opera Performance tends to degrade greatly w requirements of operation across widely varyi In particular, as the input voltage varies fro circuit waveforms begin to deviate characteristics (e.g., ZVS/ZCS is lost, con increases, etc.). This challenge in maintainin is tied to both the circuit design and the contro
A. Frequency Control
One common technique used to enable resonant converters (e.g., series, parallel, seri converters, etc.) is through frequency contro the converter switching frequency, variations can be countered [13] [14] [15] . The cost to varying potential for increased switching loss w increases, challenges in designing magnetic EMI filters, and the potential for circulating not back off with power.
B. Phase-Shift Control
Another method of control that can be a converters at fixed frequency is phase-shift co this method, multiple inverter legs are phase-s other to counteract variations in input volta output power. Unfortunately, as the inverters from each other, it is possible for asym waveforms to arise. This asymmetry can inc loss as well as a loss of ZVS. The Full-Br converter is another topology for high-fr applications. Unfortunately, above certain vol stress starts to make this topology undesirable
C. Auxiliary Circuits
A third technique for enabling soft-switchi use of an auxiliary circuit that can divert cu from the main power switches in order to shap necessary for ZCS or ZVS [19, 20] . These c add component and control complexity and lead to an increase in efficiency across the full
D. The Proposed Approach
The Impedance Control Network (IC presented in this paper is targeted at addre challenges. The ICN technique enables both near-zero-current switching to be maintain voltage variation and output power varia reducing switch stress. This particular work f step-down applications (from high input v output voltages, such as needed for data cen supplies); the only other work exploring ICN 23] focused on isolated step-up conversion, very different design considerations and lim theory and techniques can be applied in numer III. THEORY OF THE PROPOSED ARCHIT Fig. 1 provides a conceptual block diagram converter system architecture, which incor inverters and one or more rectifiers operated phase-shift control, along with a trans trol Network" (ICN). The ng waveforms under phaseous ZVS and near ZCS of operating range (e.g., across nd switching loss, which are ncy and power density. We CN architecture that targets low output voltage. To do ystem utilizing a "double re and a full bridge e each of the subsystems of ections.
ose is that of a "double ted in Fig. 2 . That is, we stack that with a second dge in the double stacked4th the full input voltage among the individual level voltages in practice). Operating each of the tw inverters at the desired output frequency (1/T 0 ) half a cycle, t = 0.5· T 0 , between the half b 50% duty ratios (neglecting ZVS transiti generates a symmetric square waveform waveform); the relative phase shift betw generated square waves is used as one of th handles in the system. This double "stacked in enables synthesis of the desired operating w keeping individual device voltage ratings low (high) input voltage, which is valuable for efficiency.
B. Transformation Stage: Lossless Impedanc Network
Interfacing the inverters and rectifier is th stage, which uses a novel lossless impedance (ICN) and associated controls that allow ZVS be maintained over a wide input voltage range some of the features of the Chireix Power C sometimes used in RF outphasing power am but operates differently (and with different c owing to the effect of the input impedance cha rectifier and its use to maintain ZVS/near operating range. Fig. 2 shows the architecture employed for as the double stacked-bridge inverter previo The output of each inverter is fed into the prim transformer and the secondary winding of th connected to a series connection of reactive ele in turn coupled to the rectifier. These ele impedance control network, and their valu selected. Each series combination serves two d First, they filter out harmonics such that the cu Fig. 2 will be approximately sinusoidal. Sec ZVS and near ZCS, the fundamental c approximately in phase with the voltage (with by only enough to ensure ZVS transitions, th treat the case of making them exactly in pha achieve this, the value of the net reactance i and the value of the net reactance in the botto 2 are selected to be equal in magnitude but opp +jX and -jX) at the switching frequency.
To analyze the power transfer in this syst power transfer through the fundamental compo and current. To do so, the inverters outputs ma voltage sources representing the fundamenta their output voltage, and the rectifier can be equivalent resistor as shown in Fig. 3 . superposition analysis of Fig. 4 where it is assumed each volta magnitude, is the phase shift, X reactance of each of the two branch equivalent resistance of the rectifie the sources, the angle of and respectively. This is true when Since (5) can be true for more tha effective admittance seen by one of Let us replace R with circuit param for the circuit such as the input volt V out , and the transformer turns ratio, delivered by each source is where in this case, V for the two stac (4) age source has the same X is the magnitude of the hes of the ICN, and R is the er. For resistive loading of should be and -,
an one angle, consider the the sources:
meters that are well-defined age, V in , the output voltage, , N. First, we see the power Furthermore, a full bridge rectifier switched i drive current can be modeled with an equivale
Using conservation of power we can rewrit resistance as
Finally, the effective admittances seen by the and Y 2 ) can be expressed as (By "effective admittance" we mean th voltage ratio at each inverter output with both With this design, the effective susceptance inverters can be made zero or arbitrarily sma inverters are operated with a specific phase shi as shown in Fig. 5 . The phase shift at which seen by the inverters becomes zero is a funct output voltage conversion ratio and is given by Hence, by varying this phase shift as th varies, the admittance seen by the inverters ca conductive across the full input voltage opera dc-dc converter (i.e., inverter currents remaini inverter voltages). Adjusting frequency or im for ZVS transitions, this allows the inverter simultaneous ZVS and near ZCS capability ac voltage conversion ratios, thus reducing swit boosting converter efficiency.
When operated in the manner described achieve good operation over a wide ra (8) in phase with the ent resistance [14] : (9) te the equivalent (10) two inverters (Y 1 (11) he ac current to inverters active.) e seen by the two all when the two ift between them, h the susceptance tion of the inputy: (12) he input voltage an be kept purely ating range of the ing in phase with mpedance slightly switches to have cross the range of tching losses and d above, one can ange of voltage conversion ratios. At a given switc power of an inverter loaded with a f to the square of the input voltage an the inverter. In conventional desig large variations in power delivery w be addressed (e.g., by oversizing and/or using frequency control to m since the effective conductance se system decreases with voltage (se output power can be limited to a n input voltage range. By combinin applying trigonometric manipulation expressed as:
This enables improved sizing o use of fixed-frequency operation, w efficiency. Furthermore, given the with input voltage in (13), the variat converter is designed to deliver the minimum and maximum input vo respectively. Therefore, the above d mathematically expressed as:
The two equations given by (14 the following closed-form analy transformer turns ratio and the re control network:
A plot of the theoretical output and (16) with V out of 12 V, V in,min of P out,max of 400W is shown in Fig. actual maximum output power is a designed maximum output power. power of the converter can be fu below those in Fig. 6 using a burst which the operation of the converter a frequency much lower than its sw 11) seen by the two hree different input ts, Vout is 12V, N is onductance, but one ching frequency, the output fixed resistor is proportional nd the conductance seen by gns, this can often lead to with input voltage that must g the inverter components modulate power). However, en by the inverters in our e Fig. 5 ), the variation in narrow range across a wide ng (7), (8), and (10) and ns, the output power can be (13) of inverter components and with consequent benefits for variation in output power tion can be minimized if the e same output power at its oltages, and , design methodology can be (14) 4) can be used to determine tical expressions for the actance of the impedance (15) (16) t power of (13) using (15) f 260V, V in,max of 410V, and 6. It can be seen that the about 10% greater than the To address this, the output urther controlled to values (on/off) control strategy in r is modulated on and off at witching frequency [26, 27] . On/Off control is desirable because converter proportionally to power delivered, thus en operation to be maintained over a wide power
C. Rectification Stage
The final stage of this converter consists rectifier. Such rectifiers can be implement bridge. However at such a low output voltage current, device loss would drastically affect and reduce efficiency. Therefore, a synchro rectifier is employed and controlled to act as phase with the current. To further reduce presented by the high output current, devic parallel.
IV. EXPERIMENTAL VALIDATION AND R
A prototype converter has been experimentally validate the theory of the presented in the previous section. Fig. 7 show prototype converter implementing the propose components used and their values are listed in converter specifications are listed in Table  power rating is listed as 300W to account nonidealities in the circuit but calculations fo done with an idealized output power rating of 4
The inverter switches are realized with EP Si switches, each controlled with TI LM51 rectifier is a synchronous full bridge realized GaN switches. In order to increase efficiency, in the full bridge rectifier comprises two para Each half-bridge is controlled with TI LM5113
A. Transformer Design
The two transformers employed in the cir identical. They are each designed to conduct A RMS in the primary winding and 40 A RMS winding. The primary side sees a voltage (because the switches operate at a 50% duty process roughly 200 W of power.
To attain the benefits of planar mag described in [28] ), the transformer windings in a printed circuit board (PCB). Given the hig secondary current, multiple layers are ne configuration of the layers is discussed minimize winding resistance as a result of sk effect, a fully interleaved structure is optima has the primary turns and the secondary turns as shown in Fig. 8(a) . This pattern also inductance. It is not a design goal to m inductance (since it can be used for harmonic an interleaved configuration is selected to resistance.
Given the 500 kHz frequency range, we N49 material for its low core loss [32] . Avai shapes include low profile RM cores, ER core E cores. ER cores tend to have lower windin leakage but E cores have a higher cross se magnetic flux. Given that leakage is acceptab Fig. 7 are a maximum of 4 in the secondary to above 100V ratio). Each will gnetics (e.g., as are implemented gh turns ratio and eeded; the best in [29] [30] [31] . To kin and proximity al. This structure alternating layers reduces leakage minimize leakage c filtering); rather minimize the ac e choose EPCOS ilable planar core es and low profile ng loss and lower ectional area for ble and that there is a desire to minimize flux den selected.
Independent from the core shap thickness. This depends heavily on interleaving. From Dowell's equat waveforms to be sinusoidal, the thickness to skin depth is given in [3 where p is the number of (consecut secondary winding. The winding fully interleaved windings such that only one c of primary exists followed by only one con secondary. Therefore, the optimal ratio is calcu and the thickness of the winding should be 1.3 depth at the operating frequency. The skin copper at 500 kHz is approximately 108 m conclude that the choice of 4 oz copper, whic of 140 m, is optimal (i.e., yields the lowest ac Based on a study of available cores and de core half paired with an I43 core (also kn yielded the lowest losses at 500 kHz. Win dominant loss in this design. In order to redu use many layers of conduction, with 8 layers u Given the dimensions of the EILP43 core thickness of 62 mils was chosen in order to av effects from the air gap between the core halve Lastly, a gap is inserted between the two c Kapton tape. This gap is used to lower inductance thereby providing magnetizing cu ZVS soft switching of the inverter devices. inverter current is the superposition of a sinu created by the ICN network and a triangle w by the transformer magnetizing inductance waveform has positive and negative peaks transition which help maintain ZVS acros voltage range. A magnetizing inductance of 4 based on simulations.
To summarize, the transformers are mad EILP43-N49 cores with a winding structure im 8-layer, 4 oz copper PCB. The general structu seen in Fig. 8(a) , includes a 10-turn primary w turn secondary winding. The primary windin between two series-connected layers. There ar primary windings which are connected in pa other. In between each layer containing a prim single-turn secondary winding. The four sec are connected in parallel. Because of the interl transformer provides low loss, but does not p leakage inductance as can be seen in the m Therefore, L R,B in Fig. 7 is implemented wi wrapped rod core from Micrometals (P4848-10
B. Coupled Inductor Design
The ICN structure is partially realized th magnetic structure (outlined in a red-dashed b reduces the loss in the resonant tank magnetic the system. In a single magnetic component, portions of the ICN reactances as well as an output resonant tank (L B /C R,O ). An example winding structure can be implemented is sho and Fig. 10(a) and the equivalent circuit mode 10(b). The true winding implementation whic be implemented in PCB is shown in Fig. 8 (b prototype this is realized using discrete wind from Kapton-insulated foil constructed from tw mil-thick windings on an EILP18-N49 core.
For the structure shown in Fig.  mathematically derive the equivalent inductor consecutive layer secutive layer of ulated to be 1.39, 39 times the skin depth of 100°C m. Therefore, we h has a thickness c loss).
esigns, an ELP43 nown as a plate) nding loss is the uce the losses, we ultimately chosen. e set, a finished void any fringing es [34, 35] . core halves using the magnetizing urrent for use in In this way, the usoidal waveform waveform created e. This triangle at the switching s the full input 42 H was chosen de using EPCOS mplemented in an ure, which can be winding and a 1-ng is split in half re two full sets of arallel with each mary winding is a condary windings leaved layers, the provide sufficient model of Fig. 9 . th a 2-turn, foil-02).
hrough a coupled box in Fig. 7 ) that c components for one can achieve n inductor for the e of how such a own in Fig. 8 Through some manipulation inductance in terms of known p expressed as:
The negative inductance contributes in Fig. 2 . Because the magnitude only half that of L A , additional capacitors are the full value for -jX.
C. Prototype Performance
In this prototype converter, the inverter components, and rectifier stage are impleme boards to allow rapid replacement and refinem individual stages. Nonetheless, the approach is full integration of the components. Fig. 11 sh bottom views of the converter.
Waveforms taken on the bench show pro performance and are well matched to the si The waveforms for the endpoints of the input shown in Fig. 12 . While the voltage across the transformer is shown, the behavior of the is still represented. Across the full operating ZVS and near-ZCS switching as predicted models. The current is fairly sinusoidal at th input voltage range and begins to square off end of the input voltage range. We can also s shift between the inverters decreases as th increases, reflecting the proposed control meth Power and efficiency measurements have are shown in Fig. 13 . Note that these meas include control or gating losses but these compared to the power stage losses. The inpu theoretical prediction in Section III regarding the ability to provide a very flat power characteristic vs. input voltage. At the same time, the output power is significantly lower than the theoretical prediction. Inefficiencies in the circuit cause the output power to drop below the theoretical value. Theoretical calculations assume lossless components but the real circuit includes several loss mechanisms. In order to understand the dominant loss mechanisms, a loss analysis was performed. Figure 14 shows the operating temperature distribution across the voltage range. For this particular prototype, the main loss mechanism is conduction loss as seen in the breakdown of Fig. 15 . The total loss is found from the experimental data and the breakdown of the loss is estimated through simulation. Any discrepancy is noted as 'undetermined' and can be due to other loss factors not accounted for in simulation. With an input voltage of 260V, the converter delivers 331.9W to the output and with an input voltage of 410V, the converter delivers 329.2W. Despite delivering roughly the same amount of power, the converter operates much more efficiently at the higher input voltage. This further supports the notion that conduction loss is the dominant loss factor for this prototype because many of the circuit currents are higher for 260V than for 410V. (This loss mechanism is exacerbated by the construction technique used for the prototype.) Thermal imaging (see Fig. 13 ) also shows that the highest temperature rise is seen beyond the secondary of the transformer, most likely due to the large currents. Ways to improve performance include a greatly refined prototype having a higher degree of integration, optimization of the control and switching deadtime, and fine-tuned impedances.
D. Loss Analysis

V. CONCLUSION
380 V dc distribution in data centers, there is a need for dc-dc converters that can provide large conversion ratios and maintain good operation over a wide range of voltage conversion ratios. In this paper we introduce a resonant power converter architecture that -owing to use of an impedance control network -can maintain desirable operation across a wide voltage conversion ratio. Moreover the use of stacked-bridge techniques enables large voltage conversion ratios to be achieved. We demonstrate this for a 380-to-12 V dc-dc converter for dc distribution that operates across an input voltage range of 260 V to 410 V. The proposed ICN resonant dc-dc converter demonstrates that it accurately matches theoretical predictions and can maintain softswitching and a flat output power as the input voltage varies.
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